# Simulink 기초 2<sup>nd</sup> order system

Computational Design Laboratory Department of Automotive Engineering Hanyang University, Seoul, Korea



Copyright © 2016 Computational Design Lab. All rights reserved.

#### CONTENTS

- Overview
- Simulink Environment
- Commonly Used Blocks
- 2<sup>nd</sup> order system
- Model Based Design
- Case Study
- Assignment

#### **OVERVIEW**

- Simulation and Model-Based Design
  - Block diagram environment for multi-domain simulation and Model-Based Design
  - Integrated with MATLAB, enabling to incorporate MATLAB algorithms into models and export simulation results to MATLAB for further analysis
  - Video : <u>Simulink Overview</u>



| SIMULINK®  |  |  |
|--|--|--|
| Open   | w Examples   | ·<br>• · · · · · · · · · · · · · · · · · · |
| Recent Searc   | All Templates 🗸 🔾  | 2 모델딩 와면 생정                                |
| <ul> <li>EV_2nd_v3_tmeff.six</li> <li>My</li> <li>EV_2nd_v3_tmeff.six</li> </ul> | A completes Learn More Learn More  |  |
| EV_2nd_v3_1spd_tmeff.six   | ink  | 3  |
| * EV_opl_eff.six<br>* EV_opl_eff.six<br>* EV_regen0315.six                       |  |  |
| Projects Blam  | Odel     Blank Library     Blank Project     Code Generation   |  |
| Archive  |  |  |
|  | File       Edit       View       Display       Diagram       Simulation       Analysis       Code       Tools       Help         Image: The second seco | ▼    <br>▼    <br>▼                        |
| Signal   |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  | Ready 100% VariableStepAuto  |  |

|  |  | 🍟 View-Library Browser 클릭 |
|--|--|---------------------------|
| Untitled - Cimuliak academic use   |  |                           |
| File Edit View Dicelay Diagram Simul   | ation Analysis Code Tools Holp   |                           |
| ▶       untitled - Simulink academic use         File       Edit       View       Display       Diagram       Simuli         ▶       ■       Library Browser       Model Explorer       Variant Manager         ●       ●       ■       Simulink Project       Model Dependency Viewer         ●       ●       ■       Model Dependency Viewer         ●       ●       ■       Model Browser         ●       ●       ■       Viewmarks         ●       ●       ●       ●         ●       ●       ●       ●         ●       ●       ●       ●         ●       ●       ●       ●         ●       ●       ●       ●         ●       ●       ●       ●         ●       ●       ●       ●         ●       ●       ●       ●         ●       ●       ●       ●         ●       ●       ●       ●         ●       ●       ●       ●         ●       ●       ●       ●         ●       ●       ●       ●         ●       ●       ●       ● | ation Analysis Code Tools Help<br>Ctrl+Shift+L<br>Ctrl+Shift+L<br>Simulink Library Browser<br>Ctrl+Shift+L<br>Ctrl+Shift+L<br>Simulink Library Browser<br>Ctrl+Shift+L<br>Simulink Library Browser<br>Ctrl+Shift+L<br>Simulink Library Browser<br>Commonly Used Blocks<br>Commonly Used Blocks<br>Continuous<br>Discrete<br>Logic and Blt Operations<br>Logic and Blt Operations<br>Signal Arbubes<br>Signal Routing<br>Sinks<br>Sources<br>User-Defined Functions<br>Additional Math & Discrete<br>Communications System Toolbox +<br>Communications System Toolbox +<br>Computer Vision System Toolbox +<br>DSP System Toolbox<br>DSP System Toolbox<br>DSP System Toolbox<br>DSP System Toolbox<br>DSP System Toolbox<br>DSP System Toolbox<br>DSP System Toolbox +<br>Computer Vision System Toolbox +<br>Computer Vision System Toolbox +<br>DISCORE Subsystems<br>Subsystems Attributes<br>Subsystems Attributes<br>Subsystems Attributes<br>Commonication Subsystem Toolbox +<br>DSP System Toolbox +<br>Commonications System Toolbox +<br>Communications System Toolbox +<br>Communications System Toolbox +<br>DSP System Toolbox +<br>DSP System Toolbox +<br>Commonications System Toolbox +<br>Communications Control Toolbox +<br>Communications Control Toolbox +<br>Communications Control Toolbox | 원하는 모듈 선택                 |
|  | Neural Network Toolbox     Signal     Sinks     Sources  |                           |
|  |  |                           |
|  |  |                           |



#### CAE





| Pa untitled * - Simulink academic use         File Edit View Display Diagram         Simulatic         Image: Simulatic         < | n Analysis Code Tools Help<br>ate Diagram Ct<br>Jel Configuration Parameters Ct  | 1+D<br>0,0 <b>» ⊘ ▼</b> ∰  | x<br>b  | V Simulation-Model<br>Configuration Parameters<br>! 클릭 |
|--|--|--|---|--|
|  | le<br>a Display<br>effow Animation<br>ble Fast Restart<br>back (uninitialized)<br>Forward<br>b<br>ct<br>pout<br>ping Options<br>ug   | l+T<br>l+Shift+T   | •   | Solver Type 및 다양한 옵션         실정 가능                     |
| Ready  | <ul> <li>Sonfiguration Parameters: untitled/C</li> <li>★ Commonly Used Parameters</li> <li>Solver</li> <li>Data Import/Export</li> <li>Optimization</li> <li>Diagnostics</li> <li>Hardware Implementation</li> <li>Model Referencing</li> <li>Simulation Target</li> <li>Code Generation</li> <li>HDL Code Generation</li> </ul> | nfiguration (Active)  All Parameters  Simulation time Start time: 0.0  Solver options Type: Variable-step  Additional options  Max step size: auto Initial step size: auto Initial step size: auto Number of consecutive min steps: Zero-crossing options Zero-crossing control: Use local settings Time tolerance: 10-128-eps Number of consecutive zero crossings: | Stop time: 10.0  Solver: auto (Automatic solver selection) addets (Dormandre ablance solection) addets (Dormandre ablance) addets (Dormandre ablance) addets (Solver) Belative addets (Solver) addets (Solver) Absolute addets (Solver) addets (Introdet) addets (Solver) Shape p.addets (Introdet) |  |
| ode45 : Runge-Kutta, Do<br>ode23 : Runge-Kutta (2,3<br>ode113 : PECE Implemen<br>ode15s : Numerical Diffe<br>ode23s : Second-order, r<br>ode23t : Trapezoidal rule<br>ode23tb : implicit Runge   | rmand-Prince (4,<br>) pair of Bogack<br>tation of Adams<br>rentiation Formu<br>nodified Rosenbu<br>using a "free" ir<br>-Kutta formula w   | 5) pair<br>& Shampine<br>-Bashforth-Moutlon<br>las (NDFs)<br>rock formula<br>nterpolant<br>rith two stages   | Auto  |  |

| ICON   | Description                                      |  |  |
|--|--|--|--|
| Constant   | 상수 입력  |  |  |
| Gain   | y(output)=a*u(input), a : gain                   |  |  |
| ▶ 1/s ▶ du/dt<br>Integrator Derivative                             | 적분기: $y = \int u  dt$ , 미분기: $y = \frac{du}{dt}$ |  |  |
| X         X         X           Product         Divide         Sum | 사칙연산자 (곱하기, 나누기, 더하기, 빼기)                        |  |  |
| Logical Relational<br>Operator Operator                            | 비교문 (and, or, less than, more than, equal)       |  |  |
| <b>≯</b><br>→<br>Saturation  | 입력신호 범위 제한                                       |  |  |
| Mux Demux  | 신호 → 벡터 합성, 벡터 → 신호 분해                           |  |  |
| 1-D Lookup<br>Table  | 입력에 대한 출력을 사전에 정의한 table(1-D) 또는 map(2-D)에 의해 정의 |  |  |
| Fcn  | ····································             |  |  |



File

۲

Q K 7 ⇒

A≣

 $\sim$ 

01







untitled ۲

Q K X K X

⇒

AΞ

 $\sim$ 

01 >>

Ready



#### CAE

#### **COMMONLY USED BLOCKS**



Copyright © 2016 Computational Design Lab. All rights reserved.

Ð, K X K X

⇒

A∃

 $\sim$ 

0

≫





CAE

## 2<sup>ND</sup> ORDER SYSTEM



 $m\frac{d^2x}{dt} + c\frac{dx}{dt} + kx = F(t)$ 

m=9.072 kg , c=200 kg/s, k=889.96 N/m, y(0)=0.15 m

X Analytic Sol.

 $y(t) = 0.2463e^{-6.190t} - 0.0963e^{-15.83t}$ 













$$\ddot{x} = -\frac{c}{m}\dot{x} - \frac{k}{m}x$$





Block diagram 구성





Scope 구성 (x)







#### CAE

#### **MODEL BASED DESIGN**



#### **MODEL BASED DESIGN**



#### **MODEL BASED DESIGN**



Velocity

Force

1

Gain

Main

Gaint

200

Element-wise gain (y = K.+u

Multipli (Ion: Element-wise

Signal Attributes







Continuous-time integration

Initial condition source: int

External reset: none

Initial 2000 tion:

0.15

Parameters

Main

Gaint

889,96

Element-wise gain (y = K.\*

2

Multiplication: Element-wis

Signal Attributes

#### MODEL BASED DESIGN



Copyright © 2016 Computational Design Lab. All rights reserved.

#### CAE

#### MODEL BASED DESIGN

#### MATLAB WorkSpace에 Parameter 설정













#### Copyright © 2016 Computational Design Lab. All rights reserved.

Block Parameters: K

Element-wise gain (y

Signal Attribu

Gain

Main

Gai

#### CASE STUDY

#### 2-DOF system



 $m_1 \ddot{x}_1 = -k_2 (x_1 - x_2) - c_2 (\dot{x}_1 - \dot{x}_2) - k_1 x_1 - c_1 \dot{x}_1$  $m_2 \ddot{x}_2 = k_2 (x_1 - x_2) + c_2 (\dot{x}_1 - \dot{x}_2) + F(t)$ 

※ Analytic Solution (Steady State)

 $x_1(t) = 0.2451\cos(2t - 0.1974) - 0.6249\sin 2t$  $x_2(t) = 0.7354\cos(2t - 0.1974) + 1.8749\sin 2t$ 



- $m_1 = 9 \text{ kg}, m_2 = 1 \text{ kg}$   $k_1 = 24 \text{ N/m}, k_2 = 3 \text{ N/m}$   $c_1 = 2.4 \text{ Ns/m}, c_2 = 0.3 \text{ Ns/m}$  $F_2(t) = 3 \cos 2t$
- ※ Ref. : Daniel J. Inman, "Engineering Vibration", Prentice Hall International, Inc., pp 296-298, 2001



### ASSIGNMENT(3WEEK ODE)

Background. Electric circuits where the current is time-variable rather than constant are common. A transient current is established in the right-hand loop of the circuit shown in Fig. 28.11 when the switch is suddenly closed.

Equations that describe the transient behavior of the circuit in Fig. 28.11 are based on Kirchhoff's law, which states that the algebraic sum of the voltage drops around a closed loop is zero (recall Sec. 8.3). Thus,

$$L\frac{di}{dt} + Ri + \frac{q}{C} - E(t) = 0$$
(28.9)

where L(di/dt) = voltage drop across the inductor, L = inductance (H), R = resistance ( $\Omega$ ), q = charge on the capacitor (C), C = capacitance (F), E(t) = time-variable voltage source (V), and

$$i = \frac{dq}{dt}$$



 $E = E_0 \sin(\omega t)$ L = 2 H $E_0 = 5 V$ C = 0.25 F $\omega = 5 rad/s$ R = 3 Ohm

Copyright © 2016 Computational Design Lab. All rights reserved.

(28.10)